The paper is devoted to the development of behavioral models of pipelined ADC by Verilog-A, providing multi-factor optimization of ADC units, including multi-channel pipelined ADC.